S/N 09/943,134 PATENT

IN TOE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Leonard Forbes et al.

Examiner: Tu-Tu Ho

Serial No.:

09/943,134

Group Art Unit: 2818

Filed:

August 30, 2001

Docket: 1303.020US1

Title:

PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH

ASYMMETRICAL TUNNEL BARRIERS

COMMUNICATION CONCERNING RELATED APPLICATION(S)

Mail Stop RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Applicants would like to bring to the Examiner's attention the following related application(s) in the above-identified patent application:

Serial/Patent No. 09/945507	Filing Date August 30, 2001	Attorney Docket 1303.014US1	Title FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/945395 6754108	August 30, 2001	1303.019US1	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/945498 6778441	August 30, 2001	1303.024US1	INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD
09/945512	August 30, 2001	1303.027US1	IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/945554	August 30, 2001	1303.028US1	SRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/028001	December 20, 2001	1303.035US1	PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS

COMMUNICATION CONCERNING RELATED APPLICATIONS

Serial Number: 09/943,134

Filing Date: August 30, 2001

Title: PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS

10/081818 **February** 1303.045US1 ATOMIC LAYER DEPOSITION OF 20, 2002 METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS 10/177096 **GRADED COMPOSITION METAL** June 21, 1303.063US1 2002 OXIDE TUNNEL BARRIER INTERPOLY INSULATORS 10/789038 **February** 1303.024US2 INTEGRATED CIRCUIT MEMORY 27, 2004 **DEVICE AND METHOD** 10/783695 February 1303.019US2 DRAM CELLS WITH REPRESSED 20, 2004 FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY **INSULATORS** 10/781035 **February** 1303.063US2 **GRADED COMPOSITION METAL** 18, 2004 OXIDE TUNNEL BARRIER INTERPOLY INSULATORS 10/929916 August 30, 1303.035US2 PROGRAMMABLE ARRAY LOGIC OR 2004 MEMORY WITH P-CHANNEL **DEVICES AND ASYMMETRICAL TUNNEL BARRIERS** 10/788810 **February** 1303.027US2 IN SERVICE PROGRAMMABLE 27, 2004 LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS 10/819550 April 7, 1303.019US3 DRAM CELLS WITH REPRESSED 2004 FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY **INSULATORS** 10/931704 September 1303.014US2 FLASH MEMORY WITH LOW 1,2004 TUNNEL BARRIER INTERPOLY **INSULATORS** 10/929986 1303.045US2 August 30, ATOMIC LAYER DEPOSITION OF 2004 METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS

Page 2 Dkt: 1303.020US1 COMMUNICATION CONCERNING RELATED APPLICATIONS

Serial Number: 09/943,134

Filing Date: August 30, 2001

Title: PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS

10/931540

August 31, 2004

1303.020US2

PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL **BARRIERS**

Page 3

Dkt: 1303.020US1

Respectfully submitted,

LEONARD FORBES ET AL.

By Applicants' Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 349-9587

Date 23 NW WY

Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 23 day of November, 2004.



IN TRANSPED STATES PATENT AND TRADEMARK OFFICE

Applicant: Leonard Forbes et al.

Examiner:

Tu-Tu Ho

Serial No.:

09/943,134

Group Art Unit:

2818

Filed:

August 30, 2001

Docket:

1303.020US1

Title:

August 50, 2001

PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH

ASYMMETRICAL TUNNEL BARRIERS

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

MS RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Supplemental Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Supplemental Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Supplemental Information Disclosure Statement considered.

Page 2 Dkt: 1303.020US1

Title: PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

LEONARD FORBES ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 349-9587

Timothy B Clise

Reg. No. 40

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: MS RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 23 day of November, 2004.

PTO/SB/08A(10-01)
Approved for use through 10/31/2022. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANTO (Use as many sheets as neglectly) Complete if Known 09/943,134 **Application Number** August 30, 2001 Filing Date **First Named Inventor** Forbes, Leonard **Group Art Unit** 2818 **Examiner Name** Ho, Tu-Tu Attorney Docket No: 1303.020US1 Sheet 1 of 1

US PATENT DOCUMENTS					
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate	
	US-5,474,947	12/12/1995	Chang, K., et al.	12/27/1993	
	US-6,009,011	12/28/1999	Yamauchi, Y.	12/24/1997	
	US-6,317,364	11/13/2001	Guterman, D. C., et al.	10/13/2000	
	US-6,341,084	01/22/2002	Numata, H., et al.	05/15/2001	
	US-6,574,143	06/03/2003	Nakazato, Kazuo	12/08/2000	
	US-6,754,108	06/22/2004	Forbes, L.	08/30/2001	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	T ²		

OTHER DOCUMENTS NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s),	T²
L	l	publisher, city and/or country where published.	